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Abstract: DC to AC inverters are the well-known and improved in various kinds photovoltaic (PV) and
gird tied systems. However, these inverters are require interfacing transformers to be synchronized
with the grid-connected system. Therefore, the system is bulky and not economy. The transformerless
inverter (TLI) topologies and its grid interface techniques are increasingly engrossed for the benefit
of high efficiency, reliability, and low cost. The main concern in the TL inverters is common mode
voltage (CMV), which causes the switching-frequency leakage current, grid interface concerns and
exaggerates the EMI problems. The single-phase inverter two-level topologies are well developed
with additional switches and components for eliminating the CMV. Multilevel inverters (MLIs) based
grid connected transformerless inverter topology is being researched to avail additional benefits from
MLI, even through that are trust topologies presented in the literature. With the above aim, this paper
has proposed three -phase three-level T type NP-MLI (TNP-MLI) topology with transformerless PV
grid connected proficiency. The CM leakage current should handle over mitigating CMV through
removing unwanted switching events in the inverter pulse width modulation (PWM). This paper
is proposes PV connected T type NP-MLI interface with three-phase grid connected system with
the help of improved space vector modulation (SVM) technique to mitigate the CM leakage current
to overcome the above said requests on the PV tied TL grid connected system. This proposed the
SVM technique to mitigate the CM leakage current by selecting only mediums, and zero vectors
with suitable current control method in order to maintain the inverter current and grid interface
requirements. The proposed PV tied TNP-MLI offering higher efficiency, lower breakdown voltage
on the devices, smaller THD of output voltage, good reliability, and long life span. The paper also
investigated the CM leakage currents envisage and behavior for the three-phase MLI through the
inverter switching function, which is not discussed before. The proposed SVM on TL-TNP-MLI offers
the reliable PV grid interface with very low switching-frequency leakage current (200mA) for all
the PV and inverter operation conditions. The feasibility and effectiveness of the TLI and its control
strategy is confirmed through the MATLAB/Simulink simulation model directly as compared with
2kW roof top PV plant connected TL-TNP-MLI experimentation, showing good accordance with
theoretical investigation. The simulation and experimental results are demonstrated and presented
in the good stability of steady state and dynamics performances. The proposed inverter reduces the
cost of grid interface transformer, harmonics filter, and CMV suppressions choke.
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1. Introduction
Photovoltaic (PV) based power generation is an unavoidable segment in the electrical power
generation system (PGS) to meet the world power demand. The most recent renewables 2018
global status report indicates that 450GW of new PV plants have been set up worldwide in 2017,
a 125% proliferation when compared to 2016 [1]. The reported global electricity generations from
renewable energy sources alone in 2017 has been estimated around 26.5%, out of which 1.9% is from
PV power generations.
The leading PV power producers were China, European Union, and the United States of America,
with 131.1 GW, 108 GW, and 51 GW, respectively [2,3]. Countries like Japan, India, United Kingdom
(UK), and Australia are the next pioneers in generating more power from PV planets.
Even though the price of PV panel has been mostly dropped, the complete cost of both the
components investment and the generation of grid-tied PV system are quiet high. Hence, the PV tied
grid-tied voltage source inverters (VSIs) are need to be prudently designed for accomplishing the low
cost, high efficiency, and small size, in addition to low weight. The PV grid-tied VSIs are associated
with the line-frequency transformers (LFTs) to afford galvanic-isolation in commercial PV inverter
system structures. Nevertheless, LFTs are heavy and large, building the complete system bulky as
well as inflexible to install. The use of LFTs for line-frequency isolation in grid-connected inverters,
high-frequency isolation transformers are considered for their smaller size, lower cost, as well as
total system weight. On the other hand, these high-frequency transformers connect inverter system
have different power conversion stages, which affect the system and diminish the system overall
efficiency and straightforwardness [4,5]. As a result, the PV grid-tied transformerless inverters (TLIs)
are broadly used and installed in the low-power PV distributed generation systems (particularly
5kW and less). However inappropriately, TLIs are producing the common-mode leakage currents,
which cause the leakage current flow due to the present PV panel parasitic capacitances [6]. This leakage
current leads to serious safety concern and electro magnetics interference issues [7]. Hence, parasitic
capacitances leakage current must be able to mitigate within a recommended choice [8]. Furthermore,
the PV inverters tied grid-connected system should fulfill the grid interfacing standards and codes,
leakage current detection, grid frequency protection, active and reactive control, and power quality
standards [9–13]. Hence, the PV large manufacturers companies, such as Fronius international, Sunny
boy, and SMA solar technology, are strict with PV standards and codes to satisfy the system safety and
reliability requests. These companies are following German codes (VDE0126-1-1, IEC 60755 issued
time, 2006 and VDE-AR-N-4105 issued time, 2011) for leakage current (less than 300mA) and grid
frequency (47.5 < f < 51.5). Hence, over 300 mA leakage current, the PV inverter should be trigger to
breakdown within 0.3 sec, as per the VDE 0126-1-1 code standard.
From the above-mentioned investigation, the important concerns in the PV tied transformerless
inverters should be considered for efficiency, reliability, and cost. In industry practices, the commercial
TLIs are designed with the total efficiency of more than 97% to 98 %. The total efficiency of the distributed
PV tied TLI systems are manufactured by Steca’s Grid and Good We Technology’s, with 97.7% and
96.9%, respectively [14,15]. In view of PV inverters installation, 10%–20% overall installation cost
is the initial system cost [16], hence the price drops for PV inverters installations certainly promote
the PV product affordability. The U.S. energy department demonstrated that the TLI system for
the residential systems (≤ 10 kW) had dropped from nine U.S. dollars to 4.8 U.S. dollars per Watt,
since 2009 to 2014 [17].
Most of the installed PV plants are erected by single-phase type two-level voltage source inverter
(VSI) topologies [2], which generate pulsating AC output power. Hence, the inverters require large
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DC-link capacitors; high collector–emitter voltage based switching devices and bulky filters ensure
the grid standard codes. Henceforth for the last quarter decades, three-phase three-level NPC
(3L-NPC) inverters are preferred for the alternate of two-level VSIs, which has been the hub of various
research studies on PV applications [3–7]. Due to their small DC-link capacitors and the constant
ac power on the output, NP-MLIs gave higher efficiency, lower breakdown voltage on the devices,
smaller THD of output voltage, good reliability, and long life span [3,18–24]. Three-phase three-level
NPC-MLIs are separated into two types (I and T) based on their leg shapes. After the arrival of T-type-
NPC-MLI, I-type-NPC-MLI were evaded due to their long current commutation paths, higher stray
inductance, and high conduction loss. The T-type 3L-NPC is being explored more to progress the
better system efficiency [25–32]. The research on NPC-MLI has been extensively researched in PV and
DC Distribution Network due its influencing of the stability, lower total harmonic distortion (THD),
and lower electromagnetic noise [32–34]. These improvements mainly focused on DC-link balancing
and common-mode voltage mitigations [35,36].
Most of the PV-tied grid connected inverter topologies are transformer based, which isolates the
PV panels from the grid. The line-frequency transformer is avoided and high-frequency transformer
is preferred due to the size and weight issues. However, the high-frequency transformer degrades
the efficiency and makes the system more complex [37,38]. As a result, transformerless (TL) PV tied
inverter–grid connection structure is greatly appreciated and studied by the power engineers due its
less size, weight, and cost [39,40]. Although the TL inverters are able to gain system efficiencies of up
to 97%, due to the absence of galvanic isolation and large stray capacitances, higher common mode
voltage (CMV) is generated by VSI, which escorts the higher CM leakage current on the PV modules.
Therefore, TL inverters suffer higher THD, ripple in grid current, degrading power quality, and warns
of human safety, along with forming worsening EMI issues [41,42]. Figure 1 shows the leakage current
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Figure 1. Leakage current for Transformerless photovoltaic (PV) connected system.
The PV commissioning companies recommended limiting the leakage current, for example,
in German standard 300mA, is used as the reference value. In order to keep this recommendation,
most of the inverter manufacturers maintain expertise in inverter topologies, special controllers,
and novel pulse width modulation (PWM) techniques. There are techniques for the TL system to
reduce the leakage current through adding up devices in the inverter, such as diodes, switches,
and passive elements [43–47]. However, changing the PWM switching pattern is more efficient
than adding the devices and increasing the cost and reducing trust on continuous operation [37],
which are mainly changing the pulses based on CMV development. When compared to other PWM
methods, space vector modulation (SVM) is a pledge PWM to creating different PWM in a binary way.
The methods use three medium vectors (3MV), keeps minimal CMV as the constant value, and it does
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not root less leakage current. Nevertheless, the maximum fundamental output voltage of the inverter
is restricted VDC/2. A different method in [45] uses two MVs and one zero vector (ZV) and it does
not cause the leakage current. However, similar to 3MV, its limited output voltage, and hence the
better dc-link voltage, is compulsory to interface with the grid. Lee. J.S et.al has developed modulation
techniques for reducing the leakage current while balancing the DC-link voltages. The method using
the medium, zero, and large vectors reduces the CMV voltage that significantly roots the leakage
current with better DC-link unitization [47].
Based on the aforementioned recognitions, a novel three-phase three-level TL T-type- NPC-MLI
(3L-TL-TNPC-MLI) is proposed for the PV grid connected system with leakage current reduction.
The novel TL-TNPC-MLI topology, together with the SVM strategy, have been proposed, aiming to
improve system efficiency through the reduction of the commutation and conduction loss on the
inverter, and leakage current reduction. The validity of the proposed inverter and its SVM control
algorithm is verified for 1.5 kW PV grid connected system via simulation and experiment study.
From the results, it is verified that the proposed inverter and PMW algorithm is well set for the perfect
grid interface with reducing the leakage current.
The paper is outlined, as follows: nomenclature deals with the List of symbols and abbreviations.
Section 2 accomplishes the analytical model and derivation of the leakage current on the three-phase
transformerless MLI PV-grid connected system. Section 3 discusses the proposed PV tied three-phase
three-level TL-TNP-MLI for th grid connected system. Sections 4 and 5 accomplishes the MATLAB/Simulink
simulations and hardware prototype experimentations. In conclusion, the advantages of the proposed
system are presented in Section 6.
2. Leakage Current Analysis Transformerless PV Inverter System
In the PV tied grid connected systems, the isolation transformer is connected between the PV
inverters and the grid, as shown in Figure 1. The parasitic capacitances (CG-PV) is connected in the 1
(dc+ terminal) and 2 (dc−terminal) of the PV array. The mid-point of terminals 1 and 2 is called the
neutral point (N). The voltage difference between terminals 1 and 2 is related to ground (G). The LA, LB,
and LC are line the inductances of each phase, LCA, LCB, and LCC are the line inductances of each phase
with respect to grid and, LG is the grid inductance. When the variations of the 1 and 2 terminals would
source leakage currents from the PV panel to the ground. The leakage current value is depending on
the amplitude and frequency of the voltage fluctuations and, in addition to the value of the parasitic
capacitance (leakage capacitance) [26]. The leakage capacitance value depends on many factors, such as
PV panel and frame structure, dust or salt covering the PV panel, and weather conditions, and so on.
Due to the fact of CG-PV and inverter topology, common-mode voltage (CMV) is generated,
which causes the common-mode current (CMC). The CMC is a danger, and it falloffs the PV lifetime [36].
In a general PV tied grid connected system with isolation transformer, the CMC can only find its
path through the stray capacitances of the transformer. Generally, this is the reason why galvanic
isolation (with a transformer) based PV systems are not affected due to the low frequency leakage
current behavior, irrespective of the converters and their modulation techniques. As per German
standard-DIN VDE0126-1-1, when the ground current goes beyond 300 mA (peak), the inverter needs
to disconnect within 3 sec, and it furnishes the needs for restrictions concerning ground leakage and
fault currents [18]. However, in TLI, due to the transformer absence, the converter and modulation
methods can only do the CMC elimination. With this aim, the leakage current model is derived related
with three-phase inverter switching. In order to illustrate the path for the common-mode current
(CMC), the stray elements are added to the system, as in Figure 2.
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Figure 2. Grid connected PV system including the parasitic capacitance to ground of the PV array.
Figure 3 shows the three-phase PV-grid connected inverter model with CG-PV and CMV source
that individually calculate the CMV and differential mode voltage (DMV), and these can be related
with the leakage current model.
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Figure 4. Three-phase PV-grid connected inverter model [5].
In a three-phase system, CMV and differential mode voltage (DMV) calculations between A to B or B
to C or C to A phases are same. Thus, only A and phase B investigated in this paper. They calculated as [5],




DMV between A and B phases, VDM−AB = VAN −VBN (2)
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By observing the above equations, the CM model for A and B phases are shown in Figures 5 and 6.
Inverter stray capacitances are significantly identical, since the output inductances are identical for all
three phases; the model can be simplified, as presented in Figure 7a. The final CM equivalent circuit
model for the three-phase system is based on the designed two-phase circuit CM model, as shown
in Figure 7b.
The CMV for all three phases expressed as [20],
VCM =
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Figure 7. el (a) t - ase o el, an (b) three-phase odel.
The output voltages of the t ree-lev l VSI are dete min d, based on the inverter’s legs connection
with one point among P, N, and Q, as in Figure 3. If the g id ground (G) is the standard, these three
conn ction p ints’ output voltages are VDC + VN, VDC/2 + VN, and VN, respectively.
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The grid currents is expressed as [5],
VAN + VN − Ea
zL
+
VBN + VN − Eb
zL
+
VCN + VN − Ec
zL
= 0 (6)
ZL is the impedance of the L-filter
Sum of grid currents is zero,
Ea + Eb + Ec = 0 (7)
VN =
VAN + VBN + VCN
3
(8)
From (5) and (8), the VCM is related to the output voltages of inverter, which means that VCM can
be influenced by the inverter switching state.
Consider that Sa, Sb, and Sc are the switching states of the inverter legs. Hence, the switching
function is defined as,






From (6) and (9)
VN or VCM =
VDC( Sa) + VDC( Sb) + VDC( Sc)
3
(10)
From (10), the possibilities of the CMV in the inverter switching are −VDC, –5VDC/6, –2VDC/3,
–VDC/2, –VDC/3, –VDC/6, and 0. These ac-components of VN cause the leakage current through the line,
including CPV.





Due the square wave CMV nature, the total CM leakage current is the addition of odd multiples





From (12), if the switching frequency increases, there is an increase in ITCM. However, it is not
proportional to the switching frequency due to the damping resistor, the leakage resistor on the PV, RPV.
From the above discussion, ITCM is influenced by leakage capacitor CPV, and the switching action of
the inverter. Hence, inverter switching based leakage current elimination is the best method, since CPV
is decisive by the environmental factors.
3. Proposed PV Tied Three-Phase Three-Level TL-TNPC-MLI for Grid Connected System with
Leakage Current Reduction
This section discussed the proposed PV tied grid connected TL-TNPC-MLI, including CM leakage
current elimination by using the full CM elimination switching technique with grid interfacing.
3.1. TL-TNPC-MLI Operation for Zero CMV.
Figure 8 shows the three-phase 3L-TL-TMLI power circuit, which has 12-IGBTs (Sa1-Sc4) and
12-anti-parallel free-wheeling diodes (FWD; Da1-Dc4) three-phase 3L-TL-TMLI power circuit. It involves
three-phase leg with four IGBTs (Sa1-Sa4) and four FWD (Da1-Da4) in a leg. Here, the top and bottom
switches IGBTs/diodes (Sa1/Da1and Sa4/Da4) that were employed with 1200V and middle switches (Sa2
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/ Da2 and Sa3 / Da3) operated by two 600V. Hence, due to small blocking voltage, middle switches
consume very less switching and conduction losses, even though there are two devices that were
connected in series [40]. The inverter includes two dc-link identical capacitors (C1= C2= VDC/2) and
six equal value split inductors (La1 = La2 = Lb1 = Lb2 = Lc1 = Lc2 = L). In view of T-MLI with TL
concept, the ground connection is the essential one for any TL inverter topologies, while the centre of
PV cluster does not ground, the proposed TL-TMLI output terminals can be abundantly associated to
the grid; else, mid-point (N) of both the dc-link capacitors (VC1 and VC2) must be connected to the
PV cluster mid-point and grid neutral (G). Table 1 illustrates the switching operation of TL T-MLI,
the modes of operation is situated based on the dc-link mid-point (N) connection to DC+, N and DC-.
There are 27 possible switching states of operation on 3L-TL-TMLI for the full cyclic operation of one
grid cycle. Here, the modes are created based on the switching ON and OFF position on each inverter
leg. These modes are categorized in four groups (G-1 to G-4). The possible switching state and its
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Figure 8. PV tied Three-level TL T- MLI power circuit.
Table 1. PV connected Three-level T-type MLI power circuit.
State Vout Sa1 Sa2 Sa3 Sa4
DC+ +Vdc/2 ON ON OFF OFF
N 0 FF O ON OFF
DC- -Vdc/2 FF O ON
Table 2. Mode of operation of 3L-TL-TMLI.
Groups Groups Switching Mode
G-1 Zero Vector (ZV) switching (000),(111),(-1-1-1)
G-2 Small Vector (SV) switching {(100),(011)},{(110),(001),{(0 0),(101)}{(011),(100),{(001),(110)},{(101),(0-10)}
G-3 Medium Vector (MV) switching (10-1), (01-1), (-110), (-101), (0-11), (1-10)
G-4 Large Vector (LV) switching (1-1-1), (11-1), (-11-1), (-111), (-1-11), (1-11)
By applying the switching states in equation (10), each switching state has different possibilities of the
CMV in the inverter switching are Vdc/6, Vdc/3, Vdc/2, 0, −Vdc/6, −Vdc/3, and −Vdc/2 as shown in Table 3.







Similarly, the MV 10-1 switchi st CMV is Vcom[1 0−1] =
1
3 ·(0) = 0. Table 1 illu trates the CMV for the
different switching state inverter. For ll 27 switching states, the CMVs are summarized +Vdc/2, 0,
+Vdc/3, +Vdc/6. Figure 8 shows the space vector diagram (SVD) for three-level TMLI with their switching
and ITS corresponding CMV. The SVD consists of six sectors, 27 switching states, and 24 sub-triangles Here,
every switching states has its own CMV, which is tabulated as seven groups and the same represented
in three-level SVD, as shown in Figure 8. Here, expect group-D (six MVs and one ZV) all other group
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switching states are producing CMV and these CMV components cause the leakage current through the
line, including CPV.
Table 3. Switching states and CMV.
Group Switching States of 3-Level Inverter CMV Generated
A (111) Vdc/2
B (110), (101), (011) Vdc/3
C (1-11), (11-1),(-111), (001), (010), (100) Vdc/6
D (000), (01-1), (0 –11), (10-1), (1-10), (–101), (–110) 0
E (– 1–11),( –11 –1), (1 –1 –1), (00 –1), (0–10), (–1 00) –Vdc/6
F (– 10 –1), (0 –1 –1), (0 –1 –1) –Vdc/3
G (–1 –1 –1) –Vdc/2
While operating SVM by selecting D –group-switching sequence, the CMV is fully eliminated,
and, as a result, leakage current is fully eliminated. Figure 9 shows the refined SVD with using
only D-group switching. When considering the case of V* moving in sector-1 in order to zero CMV,
the suggested switching structure uses zero CMV vectors, as VZ [000], VM1 [10-1], and VM2 [01-1].
The uses of MVs with ZV facilitated by fixing/switching at the middle of the sector are 30, 90, 150, 210,
270, 330, (-30). Hence, the proposed scheme trundles on the principle of reference phase angle discrete
hoping. Thus, sector-1 is reordered between -30 to 30 (−300 < θ >300). Similarly, sector-2 is 30 to 90
(300<θ>900), and so on. This angle determination procedure has expanded for all six sectors in the
SVD and each sector consists of the three zero CMV switching vectors (two MVs and one ZV switching
state) as shown in Figure 10. Of course, due the absence of LVs, the full CMV elimination limited
ma is to 0.7. Therefore, the inverter output voltages reach up to 70% from the full linear ma range.
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Figure 10. Proposed full mitigation CMV SVD.
3.2. Proposed Close Loop Grid Connected TL-TNPC-MLI
Figure 11 shows the proposed control system block. As presented in closed loop system, the PV
panels are and controlled by P&O—maximum power point tracking (MPPT) method and the control
output drive the boost converter to meet the desired dc-link voltage for the inverter. To connect the
inverter power with utility grid, the phase lock loop (PLL) that is used to measure the phase locked
angle of the grid voltage (θ) and its nominal frequency (wr) from the Vg. The three-phase inverter (iinv)
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grid  current  reference.  The  proposed  HCC  is  giving  suitable  switching  sequence  to  SVM  for 
controlling inverter. In any HCC, it is necessary to retain the actual load current near the reference 
load  current  within  the  hysteresis  boundaries.  The  main  mathematical  challenge  in  current 
controllers is to generate the reference current components. Figure 12a illustrates the building block 
of HCC of an  inverter. Here,  the reference current  (  iref  )  is related with  the actual current  (iact)  to 
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signal generates the control input u (t) to drive the inverter. 
Figure 11. Proposed closed control PV tied grid connected TL-TMLI schematic control block.
By using (13) and (14), according to [20], reference Vα and Vβ are generated, which control the
SVM to achieve the inverter grid interface.
Vα = −wLid + Vd + i′dc_d (13)
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Vβ = wLiq + Vq + i′L_q (14)
Finally, the predetermined component (Vα and Vβ) is given to the SVM block, which gives the
voltage control reference (V*) with desired modulation index (ma) to match the grid voltage.
The hysteresis current control (HCC) is used for controlling the inductor current based on the grid
current reference. The proposed HCC is giving suitable switching sequence to SVM for controlling
inverter. In any HCC, it is necessary to retain the actual load current near the reference load current
within the hysteresis boundaries. The main mathematical challenge in current controllers is to generate
the reference current components. Figure 12a illustrates the building block of HCC of an inverter.
Here, the reference current ( iref ) is related with the actual current (iact) to produce the error current,
→
εi= (iLref - iLact), which will produce the error gain (control input u(t)) between the two hysteresis
bands BU and UL (upper and lower hysteresis bands) [24]. This control signal generates the control
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The Sinusoidal PWM (SPWM) based conventional HCC (CHCC) involves three individual
references. Therefore, due to the non-interference between the commutati n phases, the CHCC
deviates from th variable switc ing frequ ncy over the fundam ntal frequency cycle, which results
in an irregular inverter operat on. This happens, because each phase cu rent ot only depends on the
corresponding phase voltage, but is al o affected by the other voltag s [23]. However, SVM-based CCs
ntrol the current using a single reference vector. Here, the tip of the r ference curr nt vector moves
around the hexagonal-coordinate syst m in SVD [20]. Som of t researc on HCC for MLI has been
attempted through SVM [24,35]. However, these controllers have difficulti in attempting t make
a direct curr nt control and they use more numbers of ysteresis bands in or er to achieve th results.
Unlike the repo ted CHCC and SVCC, the pr posed HSVCC not only mai tains the current, but it
also takes care of dc-link capacitor balancing for the inverter, which assures the capacitor balancing
within the recommend signific ce and produces the ffective output voltage with curr nt control to
the grid. These switching options enables the CC with capacitors balancing throughout he operat
condition (change in PV, Inverter, and gri aram ters).
Here, when th reference current (iLref) nd ac ual current (iLact) lie n SVD, and t is expressed as [24],
→
iLre f = iLre f _α + jiLre f _β (15)
→
iLact = iLact_α jiLact_β (16)
Subsequently, the error vector,
→
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From Equation (5), the position of the
→
εi in SVD is calculated and the switching vectors are then
selected to keep the
→
i Lact close to the
→
i Lref.
It is assumed that the inverter has unity power factor (PF), i.e., the inverter current iL is in phase
with the grid voltage Vg. This assumption is true for PV grid-connected inverter (unity PF between
the in-grid current and the grid voltage). The high frequency inverter switching pulse (fs) must be
stopped at the time xπ in order to confirm the zero-inverter current beforehand the zero crossing of the
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Figure 13. Phase control between grid voltage Vg and inductor current iL12.
The time xπ to turn OFF the high-frequency inverter switching signals is calculated from the
inverter switching action for an interval between x to x.∫ π
xπ
[
Vg. sin(wt) + VD(ON) + VS(ON)
]
L




Here, VD (ON) and VS (ON) are the ON-state voltages of clamping diodes and the power switches,
respectively; ‘H’ is the bandwidth of current hysteresis, i.e., the ripple of inductor current, and x is
the percent of high-frequency driving signal continuance. HCC is a nonlinear controller, which has
high performance, high stability, and fast dynamic response. Nevertheless the output current is widely
distributed in the energy of spread-spectrum due to the unfixed switching frequency. Therefore,
the filter design is highly difficult. There are many studies on hysteresis band calculation [37];
among them, the real-time regulation method that was based on the switching frequency is the effective
method for the calculation of the H value. Fixed frequency HCC can be obtained by calculating the
hysteresis band H while using the transient value of the Vg and output voltage of PV array. Based on








Here, the variant parameters are VPV, Vg, fS, and fixed one is filter inductor (L)
4. Simulation Validation
The performance of the proposed PV connected three-phase three-level TL-T-MLI simulation
models are performed while using MATLAB/Simulink 14.b. Here, the 2 kW PV array module is
configured (series model) to feed the power to inverter with each module rated at 152.5W. The T-MLI
maintains the dc-link voltage that is close to 456V by the help of two (C1 and C2) 470µF capacitors.
The inverter is connected to 230V/50 Hz utility grid via 4 mH quality split inductors, Lx1 and Lx2
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(where. x = a,b,c). The inverter switching frequency (fsw) is maintained throughout the operation of
the inverter as 5 kHz. Simulation studies are carried out in two main directions: verifying the validity
of the current controller for controlling inductors current and validating the grid connection of PV tied
TL inverter with zero circulating current.
Initially, the PV is set to obtain 456V DC-link voltage for T-MLI. The simple boost converter with
the P&O Maximum power point tracking (MMPT) method is used to maintain the MLI DC-link as
constant. Figure 14 shows the model of the PV array with the MPPT algorithm results, which is taken
at various irradiations and constant cell temperature in increasing and decreasing irradiation with the
oscillation of MPP voltage. From the results, it could be seen that the MPPT algorithm was able to
follow the MPP of PV array within 1.5 times grid period. The inverter operation tested for variable
and fixed band hysteresis. In Figures 15 and 16, the current error (∆ei) trajectory and controlled current
trajectory in α-β plane for variable and fixed band hysteresis are shown. These results indicate the
HCC characteristic operation and its error minimization are well worked for both bands. When the TL
T-MLI operates in the HCC with a fixed band and variable band, the waveforms of iLref and iLact are
shown in Figure 17. From the results, it can be viewed that iLact visibly tracks iLref and minimizes the
error by using the proposed HCC for both the fixed band and variable hysteresis band, which ensure
the perfect inverter current synchronous with grid voltage. Figure 18a,b shows the inverter leg inductor
currents (iL1 to iL6) for variable and fixed band hysteresis. It shows that all of the inductors are properly

















Figure 14. PV array performance for different irradiance.
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Figure 16. Current error (∆ei) trajectory, and controlled current trajectory in α-β plane for variable and variable 
band hysteresis. (a). iLref-α and iLact-β Trajectory (b). ∆i α and ∆i β Trajectory 
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Figure 16. Current error (∆ei) trajectory, and controlled current trajectory in α-β plane for variable and
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Figure 18. Inverter leg inductor currents ( iL1 to iL6); (a) while applying fixed hysteresis band, (b) while
applying variable hysteresis band.
Figure 19 shows the waveforms of grid voltage Va,Vb,Vc and inverter current ia,ib,ic. The one
cycle Vg and ia is given in Figure 20. Based on Figure 20 (zoomed waveform), it could realize that Vg
and Iinv are meeting together in the zero crossing point for ensuring the perfect grid synchronization.
The harmonics spectra of the inverter current and inverter voltage are carried out up to the 500th order













Figure 19. Waveforms of grid voltage Va,Vb,Vc, and inverter current ia,i ,i .


























Figure 21. Harmonics spectra of the inverter curre t a d inverter voltage. (a). Current THD
(b). Voltage THD.
Figure 22 shows the performance of the inverter, when there is a change in grid frequency and
current magnitudes, here the actual current reaches the reference current by using constant-frequency
in 1/5 of the grid frequency interval itself. Figure 23 shows the leakage current of the inverter is observed
as very low (100mA), which is close to zero. Based on the waveform, it could clearly understand that
the proposed inverter fully mitigates the CM leakage current. Figure 24 shows the performance of the





























Figure 23. Common-mode, i leakage.
















Fig re . Steady operation aveform ith differe t ri -c rre t a r i l - a
constant-frequency HSV C; (a) rated current, (b) 5% of rate grid current, and, (c) Zero-grid-
cur t reference.
Next, the proposed system is investigated under dynamic condition, when there is an abrupt
rise and drop on the grid-current, grid voltage, and PV input voltage, as shown in Figure 25 and
26. Figure 25 illustrates the performance of the PV tied grid connected TL-TMLI by a change in grid
voltage Vg. Here, the grid voltage rises at 2.2ms from 230V to 250 V. Figure 26 illustrates the PV voltage
variation at 3 msec from 400V to 500V. The proposed controller operated well for both the grid voltage
rise and the PV voltage rise. The same way when there are sudden changes in Vg and PV input voltage,

















Figure 25. Performance of the PV tied grid connected TL-TMLI by change in grid voltage Vg.
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Figure 26. Performance of the PV tied grid connected TL-TMLI by change in PV input voltage VPV.
Next, the inverter performance is tested with HSVCC for different operation frequencies. Figure 27
presents the transient response of current for step change (at 0.023sec from 50Hz to 60Hz) in the
frequency of the reference current. From the tested results, it is confirmed that the proposed HSVCC
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Figure 27. Transient response of the PV tied grid-connected inverter by change grid frequency.
5. Experimental Result
A 1.5kW prototype (shown in Figure 28) is built and CM leakage current elimination SVM signals
are produced and tested on a Spartan-III field-programmable gate array (FPGA) board in order
to confirm the performance of the proposed topology based 2kW roof-top PV grid connected
system, which was programmed through the MATLAB/Simulink-system generated Xilinx tool.
The specifications laboratory prototype proposed system parameters are listed; PV output based dc-link
voltage = 400, DC-link capacitance C1=C2 = 100mF, stray capacitance (used a thin-film capacitor)
=100nF, maximum ma = 0.9, output active, three phase filter inductance Lf=1mH, filter resistance Rf
= 10Ω, fundamental frequency f =50Hz, switching frequency fs = 10kHz, dead time tD= 4µs. All of
the collaborative results were measured by a digital oscilloscope (DSO)) Tektronix MDO4034B-3 and
Yokogawa power analyzer. Figure 29 shows the phase-A inverter leg inductor currents (iL1a and iL2a).
It shows that the both inductors are charged properly and identically. Similarly, other inverters phase
legs -B and C inductors iL1b, iL2b andiL1c, iL2c also maintains identical nature, like phase-A inductors.
Hence, the three-phase inverters currents are equal to each other. Figure 30 shows the inverter current
(iinv) and Figure 31 shows the inverter voltage. The inverter current harmonics profile is measured
and is given in Figure 32. Here, the percentage current THD is observed as 10.251% and all higher
harmonics are eliminated. Figure 33 shows the numerical harmonics values for inverter voltage and
current. From the results, it could observe that the percentage voltage THD is about 18.051. Here,
the third order harmonics is predominant and all other higher orders are very low. Figure 34 shows
the iL and Vg, and inverter i leakage. In order to show that the interface between Vg and iL, the Vg
and IL are measured in the same scope window as 600V/div and 5A/div, respectively. Based on the
waveform, it can be seen that Vg and IL are meeting together in the same zero crossing point for
ensuring the grid synchronization. The second scale of Figure 34 showing leakage current of the
inverter is observed as very l (200mA), which is close to zero. This value is l ss than the threshold
value referred to VDE0126-1-1, IEC 60755, and VDE-AR-N-4105 PV tied grid connected TLI codes.
Figu e 35 illustra es the phasor angle of inverter and the grid voltage and current, which co firms
the perfect p ase sequence of inverter grid interface. With respect to PV input, the proposed PV tied
Energies 2019, 12, 2434 19 of 25
gird connected T type NP-MLI transformerless topology maintains that the efficiency is more 95%
in all PV conditions. Based on the above discussed experimental results of the proposed TL PV tied
grid connected system, not only the removing the transformer and inverter leg leakage current. It is
also ensuring the enhanced performance such as accuracy in voltage and current waveform, quicker
converging speed with smaller amount of response time, no steady-state oscillation around the PVs
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Figure 33. Numerical harmonics spectra of inverter voltage and inverter current. . eric l r i t f i t .








The  interested on photovoltaic  tied  transformerless  inverter  topologies and  its grid  interface 
techniques are increasingly engrossed for the benefit of high efficiency, reliability, and low cost. The 
main  issue  in  the  transformerless  inverter  is CMV, which causes  the switching‐frequency  leakage 
current.  The  single‐phase  inverter  and  two‐level  topologies  are well  developed with  additional 
switches  and  components  for  eliminating  the  CMV.  Even  through  there  are  trust  topologies 
presented  in  literature, MLIs  based  grid  connected  transformerless  inverter  topology  is  being 




PV and grid  connected  system with  the help of  improved  space vector modulation  technique  to 
mitigate the CM leakage current.  
First,  the paper analyzed  the  three‐phase PV  tied grid  connected  transformerless  inverter  in 
detail and derived  the mathematical model  for CMV, DMV, and common mode  leakage current. 
Subsequently, followed by CMV model, the inverter switching function equation is derived for the 
opportunity of leakage current mitigation. Second, the paper proposed the PV gird interfaced closed 
model  for  three‐phase  three‐level T  type NP‐MLI  topology with  help  of  improved  space  vector 
modulation  technique  for  controlling  the  current  and mitigating  the  CM  leakage  current.  The 
combined space vector and hysteresis current control has been proposed based on the behavior and 
requirements  of  the  grid  connected  standards.  The  proposed  arrangements  are  confirmed  by 
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detail and derived  the mathematical model  for CMV, DMV, and common mode  leakage current. 
Subsequently, followed by CMV model, the inverter switching function equation is derived for the 
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6. Conclusions
The interested on photovoltaic tied transformerless inverter topologies and its grid interface
techniques are increasingly engrossed for the benefit of high efficiency, reliability, and low cost.
The main issue in the transformerless inverter is CMV, which causes the switching-frequency leakage
curr nt. The single-phase inverter an wo-level topolog es a e well developed with additio al
switches and components for eliminating the CMV. Even t rough there are trust topologies presented
in literature, MLIs based grid connected transformerless inverter topology is being researched to avail
the additional benefits from MLI, such as lower device breakdown voltage, smaller harmonics effect
in the output voltage, good reliability, and long life span.
With above aim, this paper has proposed three-phase three-level T type NP-MLI topology with
transformerless PV grid connected proficiency. The proposed MLI is successfully connected with
the PV and grid connected system with the help of improved space vector modulation technique to
mitigate the CM leakage current.
First, the paper analyzed the three-phase PV tied grid connected transformerless inverter in detail
and derived the mathematical model f r CMV, DMV, and common mode leakage current. Subsequently,
followed by CMV model, the inverter switching functi n equation is derived for the pportu ity
of l akage curr nt mitigation. Second, the paper proposed the PV gird interfaced closed model for
three-phase three-level T type NP-MLI topology with help of improved space vector modulation
technique for controlling the current and mitigating the CM leakage current. The combined space vector
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and hysteresis current control has been proposed based on the behavior and requirements of the grid
connected standards. The proposed arrangements are confirmed by MATLAB/Simulink simulations
and FPGA based 1.5 kW PV tied TL-TNP-MLI grid connected experimentations. The simulation and
experimental results significantly recognized that the proposed PV tied gird connected T type NP-MLI
transformerless topology is observed as very low CM leakage current (200mA) for all PV and inverter
operation conditions. The results are demonstrated and presented in the good stability of steady state
and dynamics performances. The proposed inverter reduces current as well as voltage harmonics,
and reduction leakage (current near to zero), which makes a significant reduction in harmonics filter
and the complete elimination of CMV suppressions choke receptivity.
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and to make the article error free technical outcome for the set investigation work.
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Abbreviations
CG-PV parasitic capacitances
VCM Common mode voltage
VDC DC-link voltage
ICM Leakage current
V* SVM Reference voltage
VZ Zero voltage vector
VS Small voltage vector
VM Medium voltage vector
VZ Large voltage vector
ITCM Total leakage current







fs Frequency inverter switching pulse




TNP-MLI Neutral point multilevel inverter
SVM Space vector modulation
DMV Common mode voltage
SVD Space vector diagram
HCC hysteresis current control
HSVCC hysteresis Space vector current control
MMPT Maximum power point tracking
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